{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:45:30Z","timestamp":1725615930756},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314442","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"349-354","source":"Crossref","is-referenced-by-count":4,"title":["A cluster-based reliability- and thermal-aware 3D floorplanning using redundant STSVs"],"prefix":"10.1109","author":[{"given":"Ying-Jung","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanq-Jang","family":"Ruan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"ref11","first-page":"316","article-title":"Reliability consideration with rectangle- and double-signal through silicon vias insertion in 3d thermal-aware fioorplanning","author":"hsu","year":"2013","journal-title":"Quality Electronic Design (ISQED) 2013 14th International Symposium on"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090673"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2243452"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888266"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormem","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"year":"0","key":"ref17"},{"key":"ref18","first-page":"98","article-title":"Inter-connect and thermal-aware floorplanning for 3d microprocessors","author":"hung","year":"2006","journal-title":"Quality Electronic Design 2006 ISQED'06 7th International Symposium on"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2109052"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673280"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654235"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248927"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164986"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref2","first-page":"166","article-title":"Tsv redundancy: Architecture and design issues in 3dic","author":"hsieh","year":"2010","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2261120"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314442.pdf?arnumber=7314442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,2]],"date-time":"2020-02-02T05:11:56Z","timestamp":1580620316000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7314442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314442","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}