{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:42Z","timestamp":1773247062197,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753535","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Power-efficient and slew-aware three dimensional gated clock tree synthesis"],"prefix":"10.1109","author":[{"family":"Minghao Lin","sequence":"first","affiliation":[]},{"family":"Heming Sun","sequence":"additional","affiliation":[]},{"given":"Shinji","family":"Kimura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"key":"ref12","first-page":"111","article-title":"Zero-skew clock routing trees with minimum wire length","author":"boese","year":"1992","journal-title":"Proc IEEE Int ASIC Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906477"},{"key":"ref14","year":"0","journal-title":"ISPD 2009 Clock Network Synthesis Contest"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419900"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837456"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1109\/43.924825","article-title":"Gated clock routing for low-power microprocessor design","volume":"20","author":"oh","year":"2001","journal-title":"IEEE Trans Comput -Aied Des Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297686"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687433"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114530"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tallinn, Estonia","start":{"date-parts":[[2016,9,26]]},"end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753535.pdf?arnumber=7753535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:26:12Z","timestamp":1498364772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753535","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}