{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:01:39Z","timestamp":1725462099255},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753536","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic clock synchronization scheme between voltage domains in multi-core architecture"],"prefix":"10.1109","author":[{"family":"Jaehyun Kim","sequence":"first","affiliation":[]},{"family":"Kiyoung Choi","sequence":"additional","affiliation":[]},{"family":"Sangheon Lee","sequence":"additional","affiliation":[]},{"family":"Soojung Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JPROC.2009.2034764"},{"year":"0","author":"cummings","article-title":"Simulation and synthesis techniques for asynchronous FIFO design","key":"ref3"},{"year":"0","author":"wang","article-title":"A novel configurable no dead-zone digital phase detector design","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2012.2222814"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISCA.1995.524546"},{"year":"0","author":"emnett","article-title":"Power reduction through RTL clock gating","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1283780.1283789"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCAS.2010.5537714"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2228360.2228572"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2063384.2063454"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/1454115.1454128"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753536.pdf?arnumber=7753536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T03:47:12Z","timestamp":1482205632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753536\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753536","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}