{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:28Z","timestamp":1759146988943,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753537","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:38:54Z","timestamp":1480005534000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Power-aware test optimization for core-based 3D-SOCs under TSV-constraints"],"prefix":"10.1109","author":[{"given":"Sabyasachee","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Subhashis","family":"Majumder","sequence":"additional","affiliation":[]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref11","first-page":"24","article-title":"Test-Architecture Optimization for TSV-Based 3DStacked ICs","author":"noia","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"year":"0","key":"ref13","article-title":"3DSIC SOC Test Benchmarks"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208088"},{"key":"ref4","article-title":"Scheduling Tests for VLSI Systems Under Power Constraints","volume":"8","author":"rahimian","year":"2012","journal-title":"Inter-Plane Communication Methods for 3-D ICs in Journal of Low Power Electronics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2014.7027044"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.015"},{"key":"ref2","first-page":"212","article-title":"Extending Systems-on-chip to the Third Dimension:Performance, Cost and Technological Tradeoffs","author":"weerasekera","year":"0"},{"journal-title":"ITC 2002 SOC Benchmarking Initiative","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753537.pdf?arnumber=7753537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:35:45Z","timestamp":1482186945000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753537","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}