{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:13:20Z","timestamp":1755792800183,"version":"3.44.0"},"reference-count":65,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753542","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:38:54Z","timestamp":1480005534000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["Enabling Internet-of-Things: Opportunities brought by emerging devices, circuits, and architectures"],"prefix":"10.1109","author":[{"given":"Xueqing","family":"Li","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, United States"}]},{"given":"Kaisheng","family":"Ma","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States"}]},{"given":"Sumitha","family":"George","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States"}]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047129"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1063\/1.4858468"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409760"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2523681"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2501319"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b01130"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref36","article-title":"Device Circuit Co Design of FEFET Based Logicfor Low Voltage Processors","author":"george","year":"2016","journal-title":"ISVLSI"},{"key":"ref35","article-title":"NCFET Based Logic for Energy Harvesting Systems","author":"george","year":"2015","journal-title":"SRC Techcon"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409759"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744809"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"ref61","article-title":"Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units","author":"xie","year":"2015","journal-title":"ASPDAC"},{"key":"ref63","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"2012","journal-title":"DATE"},{"article-title":"0.2 V adiabatic NC-FinFET with 0.6 mA\/?m ION and 0.1 nA\/µm IOFF","year":"0","author":"hu","key":"ref28"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275740"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2446937"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2402517"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2014.6933988"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2014.6978551"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.291"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004179"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627631"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2500160"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359663"},{"key":"ref50","first-page":"206t","article-title":"Demonstration of p-type In0.7Ga0.3As\/GaAs0.35Sb0.65 and n-type GaAs0ASb0.6\/ln0.65Ga0.35As complimentary Heterojunction Vertical Tunnel FETs for ultra-low power logic","author":"pandey","year":"0"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2368147"},{"key":"ref59","doi-asserted-by":"crossref","first-page":"567","DOI":"10.7873\/DATE.2015.0619","article-title":"Software Assisted Non-volatile Register Reduction for Energy Harvesting Based Cyber-Physical System","author":"mengying zhao","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref58","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"2012","journal-title":"DATE"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372634"},{"article-title":"Nonvolatile Processor Optimization for Ambient Energy Harvesting Scenarios","year":"0","author":"ma","key":"ref56"},{"key":"ref55","first-page":"84","article-title":"4.7 a 65nm reram-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"2016","journal-title":"ISSCC"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2527710"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596690"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2198036"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573445"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361068"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.58"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.35"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2486001.2486015"},{"key":"ref18","first-page":"108t","article-title":"Low-power embedded ReRAM technology for IoT applications","author":"ueki","year":"0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2357031"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.120"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2395252"},{"key":"ref8","article-title":"Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelec- tric operation","author":"khan","year":"2011","journal-title":"IEDM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2016.7548503"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms8812"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853197"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2914790"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2519022"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629301"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2416320"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532046"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753542.pdf?arnumber=7753542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:39:52Z","timestamp":1755196792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7753542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":65,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753542","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}