{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:41:03Z","timestamp":1729672863979,"version":"3.28.0"},"reference-count":51,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753544","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["Redesigning software and systems for non-volatile processors on self-powered devices"],"prefix":"10.1109","author":[{"given":"Mengying","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Keni","family":"Qiu","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1491","article-title":"PaCC: A parallel compare and compress codec for area reduction in nonvolatile processors","volume":"pp","author":"wang","year":"2013","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref38","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"0"},{"key":"ref33","first-page":"432","article-title":"An 8MHz 75 &#x00B5;A\/MHz zero-leakage non-volatile logic-based cortex-m0 mcu soc exhibiting 100% digital state retention at VDD=Ov with <400ns wakeup and sleep transitions","author":"bartling","year":"0"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372634"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742919"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304357"},{"key":"ref35","first-page":"75","article-title":"A non-volatile microcontroller with integrated fioatinggate transistors","author":"yu","year":"0"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757392"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.58"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361068"},{"key":"ref29","first-page":"84","article-title":"4.7 a 65nm ReRAM-enabled nonvolatile processor with 6&#x00D7; reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2011.060710.00094"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708702"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5542984"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596690"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2014.6978551"},{"key":"ref50","first-page":"147","article-title":"NVPsim: A simulator for architecture explorations of nonvolatile processors","author":"gu","year":"0"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.925019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.928763"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618136"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISWC.1998.729539"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SAHCN.2006.288421"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993641"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1274858.1274870"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950386"},{"key":"ref17","article-title":"Getting things done on computational RFIDs with energy-aware checkpointing and voltage-aware scheduling","author":"ransford","year":"2008","journal-title":"HotPower"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.182"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2008.67"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2005.1440973"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2006.1712213"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2527710"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RFID.2015.7113088"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2008.917125"},{"key":"ref49","first-page":"330","article-title":"QUICKRE-CALL: A low overhead HW\/SW approach for enabling computations across power cycles in transiently powered computers","author":"jayakumar","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2716281.2836089"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"567","DOI":"10.7873\/DATE.2015.0619","article-title":"Software Assisted Non-volatile Register Reduction for Energy Harvesting Based Cyber-Physical System","author":"mengying zhao","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref45","first-page":"316","article-title":"Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units","author":"xie","year":"0"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968477"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744809"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737978"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865319"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PerCom.2013.6526735"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753544.pdf?arnumber=7753544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T23:20:24Z","timestamp":1568589624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753544","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}