{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T19:47:38Z","timestamp":1770407258182,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753551","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Restricting writes for energy-efficient hybrid cache in multi-core architectures"],"prefix":"10.1109","author":[{"given":"Sukarn","family":"Agarwal","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004174"},{"key":"ref12","first-page":"1092","article-title":"Prediction table based management policy for stt-ram and sram hybrid cache","author":"quan","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_22"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540735"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"ref6","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref8","author":"bienia","year":"2008","journal-title":"The PARSEC benchmark suite Characterization and architectural implications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref2","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tallinn, Estonia","start":{"date-parts":[[2016,9,26]]},"end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753551.pdf?arnumber=7753551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:26:12Z","timestamp":1498364772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753551","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}