{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:13:33Z","timestamp":1725509613943},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753555","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:38:54Z","timestamp":1480005534000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Conclusively verifying clock-domain crossings in very large hardware designs"],"prefix":"10.1109","author":[{"given":"Guillaume","family":"Plassan","sequence":"first","affiliation":[]},{"given":"Hans-Jorg","family":"Peter","sequence":"additional","affiliation":[]},{"given":"Katell","family":"Morin-Allory","sequence":"additional","affiliation":[]},{"given":"Fahim","family":"Rahim","sequence":"additional","affiliation":[]},{"given":"Shaker","family":"Sarwary","sequence":"additional","affiliation":[]},{"given":"Dominique","family":"Borrione","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/11560548_31"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796554"},{"journal-title":"Computer-Aided Verification of Coordinating Processes The Automata-Theoretic Approach","year":"1994","author":"kurshan","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.22"},{"key":"ref8","first-page":"654","article-title":"Using assertion-based verification to verify clock domain crossing signals","author":"kwok","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0063"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223730"},{"key":"ref9","article-title":"Pragmatic simulation-based verification of clock domain crossing signals and jitter using SystemVerilog Assertions","author":"litterick","year":"2006","journal-title":"DVCON"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753555.pdf?arnumber=7753555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:37:05Z","timestamp":1482187025000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753555","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}