{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:35:17Z","timestamp":1725705317964},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753561","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-5","source":"Crossref","is-referenced-by-count":14,"title":["Low-latency approximate matrix inversion for high-throughput linear pre-coders in massive MIMO"],"prefix":"10.1109","author":[{"given":"Syed Mohsin","family":"Abbas","sequence":"first","affiliation":[{"name":"VLSI Research Laboratory, Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology (HKUST), Hong Kong"}]},{"family":"Chi-Ying Tsui","sequence":"additional","affiliation":[{"name":"VLSI Research Laboratory, Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology (HKUST), Hong Kong"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693531"},{"article-title":"Linear pre-codingperformance in measured very-large MIMO channels","year":"0","author":"gao","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611971408"},{"article-title":"Fast Complex Valued Matrix Inversion for Multi-User STBC-MIMO Decoding","year":"0","author":"di","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865481"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2013.130205"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2010.092810.091092"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.2178495"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753561.pdf?arnumber=7753561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T18:40:35Z","timestamp":1677177635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7753561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753561","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}