{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:40:56Z","timestamp":1729640456546,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753564","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Logic design with unipolar memristors"],"prefix":"10.1109","author":[{"given":"Elad","family":"Amrani","sequence":"first","affiliation":[]},{"given":"Avishay","family":"Drori","sequence":"additional","affiliation":[]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/srep01657"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2013.13.6.539"},{"key":"ref14","first-page":"72101","article-title":"Unipolar memristors enable “stateful","volume":"99","author":"sun","year":"2011","journal-title":"logic operations via material implication Applied Physics Letters"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201301940"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"2632","DOI":"10.1002\/adma.200900375","article-title":"Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges","volume":"21","author":"rainer","year":"2009","journal-title":"Advanced Materials"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"journal-title":"Mechanism and Assessment of Spin Transfer Torque (STT) Based memory","year":"2009","author":"loh","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","first-page":"1","article-title":"MRL-memristor ratioed logic","author":"kvatinsky","year":"0"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753564.pdf?arnumber=7753564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:26:11Z","timestamp":1498364771000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753564","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}