{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:52:10Z","timestamp":1725497530608},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753569","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:38:54Z","timestamp":1480005534000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Integrated Soft Error Resilience and Self-Test"],"prefix":"10.1109","author":[{"given":"Erol","family":"Koser","sequence":"first","affiliation":[]},{"given":"Sebastian","family":"Krosche","sequence":"additional","affiliation":[]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"37","article-title":"Built-in logic block observation techniques","author":"koenemann","year":"1979","journal-title":"Proceedings of the IEEE International Test Conference 1979"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14726"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.211530"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref14","first-page":"153","article-title":"Ciser: Biser-based concurrent soft-error resilience","author":"wang","year":"0","journal-title":"VLSI Test Symposium (VTS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313256"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783084"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.38"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491776"},{"journal-title":"A Designer's Guide to Built-In Self-Test","year":"2002","author":"stroud","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.199807"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860626"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"journal-title":"Built in Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"ref9"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753569.pdf?arnumber=7753569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T03:26:18Z","timestamp":1481945178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753569","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}