{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:09:13Z","timestamp":1725509353103},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753574","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:38:54Z","timestamp":1480005534000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A novel soft error tolerant FPGA architecture"],"prefix":"10.1109","author":[{"given":"Motoki","family":"Amagasaki","sequence":"first","affiliation":[]},{"given":"Yuji","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Takuya","family":"Teraoka","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Mitigating Single-Event Upsets Using Cypress's 65-nm Asynchronous SRAM","year":"0","author":"badodekar","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.18"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"key":"ref14","first-page":"17","article-title":"eFPGA Architecture Explorations: CAD & Silicon Analysis of Beyond 90nm Technologies to Investigate New Dimensions of Future Innovations","author":"ahmed","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681775"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.25"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2007.5205580"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2011.5754515"},{"key":"ref8","first-page":"1","article-title":"A Layout-based Approach for Multiple Event Transient Analysis","author":"mojtaba","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"ref2","first-page":"193","article-title":"A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support","author":"kyiakoulakos","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881539"},{"article-title":"Scaling effects on neutron-induced soft error in SRAMs Down to 22nm process","year":"0","author":"ibe","key":"ref9"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753574.pdf?arnumber=7753574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T03:54:47Z","timestamp":1481946887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753574","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}