{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:41Z","timestamp":1730302961988,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753575","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits"],"prefix":"10.1109","author":[{"given":"Valerio","family":"Tenace","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Low-leakage and low-power implementation of high-speed 65nm logic gates","author":"wu","year":"2008","journal-title":"EDSSC'08"},{"key":"ref11","article-title":"Decision diagrams and pass transistor logic synthesis","volume":"168","author":"bertacco","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361058"},{"journal-title":"Towards One-Pass Synthesis","year":"2013","author":"drechsler","key":"ref13"},{"journal-title":"CUDD CU Decision Diagram Package Release 2 3 0","year":"1998","author":"somenzi","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744880"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2014","author":"synthesis","key":"ref16"},{"key":"ref17","first-page":"4","article-title":"Polarity control in double-gate, gate-alI-around vertically stacked silicon nanowire fets","author":"de marchi","year":"2012","journal-title":"IEDM"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.05.018"},{"journal-title":"Collection of Digital Design Benchmarks","year":"2015","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2013.042313.00197"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.633443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms1682"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2415177"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.245595"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.49"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref9","first-page":"220","article-title":"Application of dynamic pass-transistor logic to an 8-bit multiplier","volume":"38","author":"lee","year":"2001","journal-title":"Journal of the Korea Physical Society"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753575.pdf?arnumber=7753575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T03:44:02Z","timestamp":1482205442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753575","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}