{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T06:15:31Z","timestamp":1761718531968},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753578","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Hybrid TFET-MOSFET circuits: An approach to design reliable ultra-low power circuits in the presence of process variation"],"prefix":"10.1109","author":[{"given":"Maede","family":"Hemmat","sequence":"first","affiliation":[]},{"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Novel Vertical Tunnel Transistors for Continued Voltage Scaling","year":"2010","author":"tura","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361072"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024889"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2010.32"},{"journal-title":"III-V Tunnel FET model manual","year":"2015","author":"liu","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948971"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618218"},{"key":"ref17","article-title":"Investigation and Simulation of Work-Function Variation for III-V Broken-Gap Heterojunction Tunnel FET","author":"hsu","year":"2015","journal-title":"IEEE Journal of the Electron Devices Society"},{"key":"ref4","first-page":"181","article-title":"A novel si-tunnel FET based SRAM design for ultra low-power 0.3 VV DD applications","author":"singh","year":"2010","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523647"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948814"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.08.005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2161990"},{"key":"ref7","first-page":"1","article-title":"The impact of device parameter variation on double gate tunneling FET and double gate MOSFET","author":"zhang","year":"2010","journal-title":"Proceedings of IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2014.6978551"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.70"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753578.pdf?arnumber=7753578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T03:49:38Z","timestamp":1482205778000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753578","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}