{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:49:10Z","timestamp":1725590950487},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753580","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:38:54Z","timestamp":1480005534000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Ultra-Fine Grain Vdd-Hopping for energy-efficient Multi-Processor SoCs"],"prefix":"10.1109","author":[{"given":"Valentino","family":"Peluso","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Aliotoy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159285"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672143"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187553"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1013235.1013275","article-title":"Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion","author":"babighian","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/814975"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857149"},{"year":"0","key":"ref16","article-title":"Pulp:. An open parallel ultra-low-power processing-platform"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763052"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_54"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044897"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.015"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753580.pdf?arnumber=7753580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T16:35:24Z","timestamp":1657816524000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753580","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}