{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:28:27Z","timestamp":1725452907148},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/vlsi-soc.2016.7753581","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:38:54Z","timestamp":1480023534000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Faster-than-at-speed execution of functional programs: An experimental analysis"],"prefix":"10.1109","author":[{"given":"P.","family":"Bernardi","sequence":"first","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"G.","family":"Di Natale","sequence":"additional","affiliation":[]},{"given":"A.","family":"Guerriero","sequence":"additional","affiliation":[]},{"given":"F.","family":"Venini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"198","article-title":"A Novel Framework for Faster-than-at-Speed Delay Test Considering IR-drop Effects","author":"ahmed","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.16"},{"journal-title":"Computer Organization and Design The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref10"},{"key":"ref6","first-page":"1353","article-title":"An on-chip clock generation scheme for faster-than-at-speed delay testing","author":"pei","year":"0"},{"journal-title":"ModelSim","year":"2016","key":"ref11"},{"key":"ref5","first-page":"1","article-title":"On-chip Programmable Capture for Accurate Path Delay Test and Characterization","author":"abraham","year":"0"},{"journal-title":"PrimeTime","year":"2016","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.26"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035360"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12763"},{"journal-title":"The Minimips Project","year":"2009","author":"hangouet","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985908"}],"event":{"name":"2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2016,9,26]]},"location":"Tallinn","end":{"date-parts":[[2016,9,28]]}},"container-title":["2016 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7744451\/7753408\/07753581.pdf?arnumber=7753581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T10:14:43Z","timestamp":1580811283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7753581\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2016.7753581","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}