{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:29:11Z","timestamp":1729639751633,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203453","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:13:26Z","timestamp":1513271606000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Targeting inter set write variation to improve the lifetime of non-volatile cache using fellow sets"],"prefix":"10.1109","author":[{"given":"Sukarn","family":"Agarwal","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2657512"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref4","first-page":"234","article-title":"i2wap: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"HPCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420954"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"key":"ref2","first-page":"52","article-title":"Bi-layered rram with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"VLSIT"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.4"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203453.pdf?arnumber=8203453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T21:47:57Z","timestamp":1570484877000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203453","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}