{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:57:25Z","timestamp":1725559045490},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203455","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:13:26Z","timestamp":1513289606000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Power-aware and cost-efficient state encoding in non-volatile memory based FPGAs"],"prefix":"10.1109","author":[{"given":"Yuan","family":"Xue","sequence":"first","affiliation":[]},{"given":"Abraham","family":"Mcllvaine","sequence":"additional","affiliation":[]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A nonvolatile flip-flop in magnetic FPGA chip","author":"zhao","year":"2006","journal-title":"DTIS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2631981"},{"key":"ref12","first-page":"643","article-title":"An implementation of a state assignment heuristic","author":"coppola","year":"1986","journal-title":"DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120844"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654204"},{"key":"ref15","first-page":"416","article-title":"State encoding based NBTI optimization in finite state machines","author":"pendyala","year":"2016","journal-title":"ISQED"},{"key":"ref16","first-page":"1","article-title":"Fine-tuning CLB placement to speed up reconfigurations in NVM-based FPGAs","author":"xue","year":"2015","journal-title":"FPL"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052307"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref4"},{"journal-title":"Actel","article-title":"Understanding soft and firm errors in semiconductor devices","year":"2002","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"journal-title":"Proasic3 flash family fpgas handbook Actel","year":"2011","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref2","article-title":"An introduction to reconfigurable computing","author":"compton","year":"2000","journal-title":"IEEE Computer"},{"journal-title":"Digital Logic Design","year":"2011","author":"choy","key":"ref9"},{"journal-title":"Xilinx","article-title":"UltraScale Architecture and Product Overview","year":"2016","key":"ref1"},{"key":"ref20","first-page":"1","article-title":"Clock skew estimate modeling for FPGA high-level synthesisand its application","author":"fujiwara","year":"2015","journal-title":"Icas"},{"key":"ref22","first-page":"1","article-title":"Spanning tree based state encoding for low power dissipation","author":"noth","year":"1999","journal-title":"DATE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.32"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/0204007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541989"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203455.pdf?arnumber=8203455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T21:57:35Z","timestamp":1643147855000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203455","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}