{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T17:05:17Z","timestamp":1746205517146},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203462","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:13:26Z","timestamp":1513289606000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Non-regression approach for the behavioral model generator in mixed-signal system verification"],"prefix":"10.1109","author":[{"given":"Ling-Yen","family":"Song","sequence":"first","affiliation":[]},{"given":"Chun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yun-Jing","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Meng-Jung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yu-Lan","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Shu-Yi","family":"Kao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808892"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2000.888357"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2015.7443418"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806601"},{"key":"ref5","first-page":"17","article-title":"An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor Sigma-Delta Modulator","author":"cheng","year":"2007","journal-title":"Proc Int'l Workshop on Behavioral Modeling and Simulation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401683"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806599"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1186709"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057730"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203462.pdf?arnumber=8203462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T20:33:21Z","timestamp":1516739601000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203462\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203462","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}