{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T17:29:38Z","timestamp":1790789378105,"version":"4.1.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203469","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:13:26Z","timestamp":1513271606000},"page":"1-6","source":"Crossref","is-referenced-by-count":40,"title":["DFS covert channels on multi-core platforms"],"prefix":"10.1109","author":[{"given":"Murugappan","family":"Alagappan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Milos","family":"Doroslovacki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"Intel Turbo Boost Technology 2 0"},{"key":"ref11","year":"0","journal-title":"Intel Xeon Server Processors Support"},{"key":"ref12","first-page":"2","article-title":"Constructing timing-based covert channels in mobile networks by adjusting cpu frequency","author":"mengchao","year":"2014","journal-title":"Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy"},{"key":"ref13","year":"0","journal-title":"Kernel documentation"},{"key":"ref14","year":"0","journal-title":"Kernel documentation"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/514199.514200"},{"key":"ref16","article-title":"The ondemand governor","author":"pallipadi","year":"2006","journal-title":"Proceedings of the Linux Symposium sn"},{"key":"ref17","author":"zander","year":"2010","journal-title":"Performance of Selected Noisy Covert Channels and Their Countermeasures in Ip Networks"},{"key":"ref18","article-title":"Thermal covert channels on multi-core platforms","author":"jayaram masti","year":"2015","journal-title":"Usenix Security"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060417"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485970"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-1992-13-403"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"ref8","article-title":"Bus-monitor: A hypervisor-based solution for memory bus covert channels","author":"saltaformaggio","year":"2013","journal-title":"Proc of EUROSEC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2011.10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978374"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"key":"ref20","article-title":"Whispers in the hyper-space: High-speed covert channel attacks in the cloud","author":"wu","year":"2012","journal-title":"USENIX Security Symposium"},{"key":"ref22","article-title":"Cache based remote timing attack on the aes","author":"acii\u00e7mez","year":"2007","journal-title":"The Cryptographers Track at the RSA Conference"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2005.01.010"},{"key":"ref23","article-title":"Theoretical use of cache memory as a cryptanalytic side-channel","year":"2002","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.83"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-1992-13-404"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Abu Dhabi","start":{"date-parts":[[2017,10,23]]},"end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203469.pdf?arnumber=8203469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T15:33:14Z","timestamp":1516721594000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203469","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}