{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:57:45Z","timestamp":1729619865484,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203473","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:13:26Z","timestamp":1513289606000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Level-shifter-less approach for multi-V<inf>DD<\/inf> design to use body bias control in FD-SOI"],"prefix":"10.1109","author":[{"given":"Kimiyoshi","family":"Usami","sequence":"first","affiliation":[]},{"given":"Shunsuke","family":"Kogure","sequence":"additional","affiliation":[]},{"given":"Yusuke","family":"Yoshida","sequence":"additional","affiliation":[]},{"given":"Ryo","family":"Magasaki","sequence":"additional","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Low Power Methodology Manual","year":"2007","author":"keating","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04478-0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419245"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1109\/92.953496","article-title":"On gate level power optimization using dual-supply voltages","volume":"9","author":"chen","year":"2001","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","article-title":"Ultralow-Voltage Operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM Down to 0.37 V Utilizing Adaptive Back Bias","author":"yamamoto","year":"2013","journal-title":"Symposium on VLSI Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/776028.776032"},{"key":"ref12","article-title":"Level Converter Design for Ultra-low Voltage Operation in FDSOI Devices","author":"nakamura","year":"2014","journal-title":"ITC-CSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505311"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857149"},{"key":"ref1","first-page":"243","author":"weste","year":"2011","journal-title":"CMOS VLSI Design"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203473.pdf?arnumber=8203473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T01:47:49Z","timestamp":1570499269000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203473","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}