{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:42:22Z","timestamp":1780674142271,"version":"3.54.1"},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203477","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:13:26Z","timestamp":1513271606000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Methodologies for layout decomposition and mask optimization: A systematic review"],"prefix":"10.1109","author":[{"given":"Yuzhe","family":"Ma","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001358"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.2.021009"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419807"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2512903"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898048"},{"key":"ref30","first-page":"726","volume":"34","author":"yu","year":"2015","journal-title":"Methodology for standard cell compliance and detailed placement for triple patterning lithography"},{"key":"ref37","first-page":"81","article-title":"An efficient rule-based OPC approach using a DRC tool for 0.18 µm ASIC","author":"park","year":"2000","journal-title":"Proc ISQED"},{"key":"ref36","author":"cobb","year":"1998","journal-title":"Fast optical and process proximity correction algorithms for integrated circuit manufacturing"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062250"},{"key":"ref34","first-page":"566","article-title":"SUALD: Spacing uniformity-aware layout decomposition in triple patterning lithography","author":"chen","year":"2013","journal-title":"Proc ISQED"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288678"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488818"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691115"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747940"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276751"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1117\/12.879324"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691116"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160922"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735054"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105298"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429396"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717768"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203763"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744868"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.14.3.031211"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.7873\/DATE.2015.1045","article-title":"A Robust Approach for Process Variation Aware Mask Optimization","author":"jian kuang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372599"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872352"},{"key":"ref14","first-page":"163","article-title":"A highperformance triple patterning layout decomposer with balanced density","author":"yu","year":"2013","journal-title":"Proc ICCAD"},{"key":"ref15","first-page":"53:1","article-title":"Layout decomposition for quadruple patterning lithography and beyond","author":"yu","year":"2014","journal-title":"Proc DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-13075-0_29"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/227683.227684"},{"key":"ref18","article-title":"Triple\/quadruple patterning layout decomposition via novel linear programming and iterative rounding","volume":"9781","author":"lin","year":"2016","journal-title":"SPIE Advanced Lithography"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2582154"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-016-5560-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428079"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687511"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387840"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035577"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1117\/12.879540"},{"key":"ref9","first-page":"11002","article-title":"Triple patterning lithography layout decomposition using end-cutting","volume":"14","author":"yu","year":"2015","journal-title":"JM3"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1116\/1.4813781"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1364\/OE.17.023690"},{"key":"ref48","first-page":"43001","article-title":"Double-exposure mask synthesis using inverse lithography","volume":"6","author":"poonawala","year":"2007","journal-title":"JM3"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1117\/12.815175"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2006.891332"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2514082"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593163"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1088\/2040-8978\/12\/4\/045601"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Abu Dhabi","start":{"date-parts":[[2017,10,23]]},"end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203477.pdf?arnumber=8203477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T21:47:33Z","timestamp":1570484853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203477","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}