{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:23:43Z","timestamp":1729664623785,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203478","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:13:26Z","timestamp":1513271606000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Redundant Via insertion in SADP process with cut merging and optimization"],"prefix":"10.1109","author":[{"given":"Youngsoo","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Yield analysis and optimization","author":"gupta","year":"2010","journal-title":"The Handbook of Algorithms for VLSI Physical Design Automation"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2008.2006151"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ASPDAC.2005.1466544"},{"key":"ref13","first-page":"657","article-title":"Dead via minimzation by simultaneous routing and redundant via insertion","author":"lin","year":"2010","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCAD.2008.917597"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/2897937.2898088"},{"key":"ref16","first-page":"10148061","article-title":"Redundant via insertion in self-aligned double patterning","author":"song","year":"2017","journal-title":"Proc SPIE Adv Lithography"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/3060403.3060440"},{"key":"ref18","first-page":"633","article-title":"Post-routing redundant via insertion and line end extension with via density consideration","author":"lee","year":"2006","journal-title":"Proc Int Conf Comput -Aided Des"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TCAD.2013.2288678"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ASPDAC.2011.5722296"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISQED.2011.5770711"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1117\/12.915431"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1228","DOI":"10.1109\/TCAD.2013.2252054","article-title":"A polynomial time exact algorithm for overlay-resistant self-aligned double patterning (SADP) layout decomposition","volume":"32","author":"oyama","year":"2013","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCAD.2013.2252054"},{"key":"ref7","first-page":"9052001","article-title":"Immersion lithography extension to sub-10nm nodes with multiple patterning","author":"owa","year":"2014","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref2","first-page":"96350e1","article-title":"ILP-based co-optimization of cut mask layout, dummy fill, and timing for sub-14nm BEOL technology","author":"han","year":"2015","journal-title":"Proc SPIE Photomask Technol"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1117\/12.879479"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2966986.2967048"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203478.pdf?arnumber=8203478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T21:47:40Z","timestamp":1570484860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203478","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}