{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:19:34Z","timestamp":1725772774360},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203484","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:13:26Z","timestamp":1513289606000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Library pruning and sigma corner libraries for power efficient variation tolerant processor pipelines"],"prefix":"10.1109","author":[{"given":"Mini","family":"Jayakrishnan","sequence":"first","affiliation":[]},{"given":"Alan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Tony","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"key":"ref12","article-title":"CMOS Process Variations: A Critical Operation Point Hypothesis","author":"patel","year":"2008","journal-title":"Online Presentation"},{"key":"ref13","first-page":"825","article-title":"Slack Redistribution for Graceful Degradation Under Voltage Overscaling","author":"kahng","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416652"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591600"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314409"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref3","first-page":"2","article-title":"Oppotunities and Challenges for Better Than Worst-Case Design","author":"austin","year":"2005","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397342"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457058"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203484.pdf?arnumber=8203484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T20:33:15Z","timestamp":1516739595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203484","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}