{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:00:44Z","timestamp":1725487244387},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203485","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:13:26Z","timestamp":1513289606000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Improving post-silicon error detection with topological selection of trace signals"],"prefix":"10.1109","author":[{"given":"Binod","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[]},{"given":"Ankit","family":"Jindal","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISQED.2014.6783318"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2012.2192457"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VTS.2009.51"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ASPDAC.2014.6742963"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/LATW.2017.7906761"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISQED.2010.5450503"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3060403.3060475"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/EWDTS.2016.7807700"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSID.2017.66"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ETSYM.2010.5512781"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/MTV.2013.13"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TVLSI.2015.2396083"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203485.pdf?arnumber=8203485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T20:33:22Z","timestamp":1516739602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203485","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}