{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:47:19Z","timestamp":1764784039683},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203486","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:13:26Z","timestamp":1513271606000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Enabling efficient system design using vertical nanowire transistor current mode logic"],"prefix":"10.1109","author":[{"given":"Joonseop","family":"Sim","sequence":"first","affiliation":[]},{"given":"Mohsen","family":"Imani","sequence":"additional","affiliation":[]},{"given":"Yeseong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2014.984642"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.926228"},{"journal-title":"MuGFET","year":"2008","author":"kim","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4964268"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4020138"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-014-0519-7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904258"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479181"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934595"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424364"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180588"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2629420"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2461457"},{"key":"ref8","article-title":"An mos current mode logic (mcml) circuit for low-power sub-ghz processors","author":"yamashina","year":"1992","journal-title":"IEICE Transactions on Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b04926"},{"key":"ref2","article-title":"Finfet scaling to 10 nm gate length","author":"yu","year":"2002","journal-title":"Electron Devices Meeting 2002 IEDM '02 International"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-8001(03)00068-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269158"},{"journal-title":"BSIMCMG","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593163"},{"journal-title":"GPDK45","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0454"},{"journal-title":"Caltech-101","year":"0","key":"ref23"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203486.pdf?arnumber=8203486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T15:33:12Z","timestamp":1516721592000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203486","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}