{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:52:36Z","timestamp":1729633956845,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/vlsi-soc.2017.8203489","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:13:26Z","timestamp":1513271606000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A low power, programmable bias inverter quantizer (BIQ) flash ADC"],"prefix":"10.1109","author":[{"given":"Mahesh Kumar","family":"Adimulam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna Kumar","family":"Movva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Kapoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B","family":"Srinivas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1023\/B:ALOG.0000024062.35941.23","article-title":"The CMOS Inverter” as a comparator in ADC designs","volume":"39","author":"ali","year":"2004","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672046"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2333","DOI":"10.1109\/TCSI.2013.2244432","article-title":"Low-voltage low-power CMOS rail-to-rail voltage-to-current converters","volume":"60","author":"cristina","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref13","article-title":"Design of analog CMOS integrated circuits","author":"razavi","year":"2001","journal-title":"International Edition"},{"key":"ref14","article-title":"A 6-b 4-GSPS low-voltage flash ADC with a pipelined DCVSPG logic encoder","author":"mingzhen","year":"2013","journal-title":"Computational Problem-solving (ICCP) 2013 International Conference"},{"key":"ref15","article-title":"Comparator with built-in reference voltage generation and split-ROM encoder for a high-speed flash ADC","author":"yong","year":"2015","journal-title":"Signals Circuits and Systems (ISSCS) 2015 International Symposium"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1979","DOI":"10.1109\/TCSI.2013.2256236","article-title":"A 7-bit, 1.4 GS\/s ADC with offset drift suppression techniques for one-time calibration","volume":"60","author":"yuji","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252516"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2014.7061168"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2460371"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2285","DOI":"10.1109\/TCSI.2013.2246206","article-title":"A 4-bit, 1.6 GS\/s low power flash ADC, based on offset calibration and segmentation","volume":"60","author":"mohammad","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"837","DOI":"10.1109\/TCSII.2011.2168020","article-title":"A 1.5-GS\/s flash ADC With 57.7-dB SFDR and 6.4-bit ENOB in 90 nm digital CMOS","volume":"58","author":"jorge","year":"2011","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2340995"},{"key":"ref5","article-title":"An 8-bit 1.5 GS\/s flash ADC using post-manufacturing statistical selection","author":"jonathan","year":"2010","journal-title":"Custom Integrated Circuits Conference (CICC) 2010 IEEE"},{"key":"ref8","article-title":"A 2.4-to-5.2 fj\/conversion-step 10b 0.5-to-4MS\/s SAR ADC with charge-average switching DAC in 90nm CMOS","author":"chang-yuan","year":"0","journal-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2013 IEEE International"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/TCSI.2014.2349571","article-title":"A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS","volume":"62","author":"jin-yi","year":"2015","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1109\/TCSI.2016.2613505","article-title":"A 0.3 V 10-bit SAR ADC With First 2-bit Guess in 90-nm CMOS","volume":"64","author":"jin-yi","year":"2017","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032699"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/TVLSI.2014.2337236","article-title":"An 8-bit 0.35-V 5.04-fJ\/conversion-step SAR ADC with background self-calibration of comparator offset","volume":"23","author":"taimur","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1728","DOI":"10.1109\/TVLSI.2015.2478835","article-title":"A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs","volume":"24","author":"hsuan-yu","year":"2016","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"event":{"name":"2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Abu Dhabi","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8168766\/8203442\/08203489.pdf?arnumber=8203489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T21:47:51Z","timestamp":1570484871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203489\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2017.8203489","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}