{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:51:17Z","timestamp":1725659477034},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644723","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T12:33:26Z","timestamp":1552653206000},"page":"7-12","source":"Crossref","is-referenced-by-count":5,"title":["Minimizing Performance and Energy Overheads Due to Fanout In Memristor based Logic Implementations"],"prefix":"10.1109","author":[{"given":"Md Adnan","family":"Zaman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Katkoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351561"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342275"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5_27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256257"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2435018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"year":"0","key":"ref9","article-title":"ABC: A System for Sequential Synthesis and Verification, Release 90215"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644723.pdf?arnumber=8644723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:26:12Z","timestamp":1598225172000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644723","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}