{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T23:15:30Z","timestamp":1776813330235,"version":"3.51.2"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644732","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T12:33:26Z","timestamp":1552653206000},"page":"172-175","source":"Crossref","is-referenced-by-count":10,"title":["Design Understanding: From Logic to Specification"],"prefix":"10.1109","author":[{"given":"Goerschwin","family":"Fey","sequence":"first","affiliation":[{"name":"Hamburg University of Technology, Hamburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tara","family":"Ghasempouri","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swen","family":"Jacobs","sequence":"additional","affiliation":[{"name":"CISPA and Saarland University, Saarbrücken, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Martino","sequence":"additional","affiliation":[{"name":"Hamburg University of Technology, Hamburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heinz","family":"Riener","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"ref11","first-page":"153","article-title":"Software development based on formal methods","author":"jones","year":"1986","journal-title":"WSFA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s100090100062"},{"key":"ref13","article-title":"Coverage-guided CTL property enumeration for understanding models of reactive systems","author":"martino","year":"2018","journal-title":"IWLS"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1007\/978-3-642-82453-1_5","article-title":"In transition from global to modular temporal reasoning about programs","author":"pnueli","year":"1985","journal-title":"Logics and Models of Concurrent Systems"},{"key":"ref15","first-page":"4","article-title":"The sketching approach to program synthesis","volume":"5904","author":"solar-lezama","year":"2009","journal-title":"APLAS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/775047.775053"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41528-4_7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013995"},{"key":"ref6","author":"foster","year":"2004","journal-title":"Assertion-Based Design"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1007\/s10009-012-0228-z","article-title":"Bounded synthesis","volume":"15","author":"finkbeiner","year":"2013","journal-title":"STTT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314438"},{"key":"ref7","article-title":"An automatic approach to evaluate assertions’ quality based on data-mining metrics","author":"ghasempouri","year":"2018","journal-title":"ITC-Asia"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.4204\/EPTCS.157.7"},{"key":"ref1","first-page":"1","article-title":"Syntax-guided synthesis","author":"alur","year":"2015","journal-title":"Engineering Dependable Software Systems"},{"key":"ref9","first-page":"532","article-title":"Incremental, inductive CTL model checking","volume":"7358","author":"hassan","year":"2012","journal-title":"CAV"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Verona, Italy","start":{"date-parts":[[2018,10,8]]},"end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644732.pdf?arnumber=8644732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T14:15:38Z","timestamp":1674569738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644732","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}