{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T23:49:00Z","timestamp":1769212140364,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644777","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"31-36","source":"Crossref","is-referenced-by-count":7,"title":["A Parallel Hardware Architecture For Quantum Annealing Algorithm Acceleration"],"prefix":"10.1109","author":[{"given":"Evelina","family":"Forno","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Acquaviva","sequence":"additional","affiliation":[]},{"given":"Yuki","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Gianvito","family":"Urgese","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"An Accelerator Architecture for Combinatorial Optimization Problems","author":"tsukamoto","year":"2017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2013.10.019"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1016\/j.procs.2014.05.008","article-title":"A CUDA based Solution to the Multidimensional Knapsack Problem Using the Ant Colony Optimization","volume":"29","author":"fingler","year":"0","journal-title":"Procedia Computer Science"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"2739","DOI":"10.1016\/j.procs.2015.05.411","article-title":"Sequential and Parallel Implementation of GRASP for the 0-1 Multidimensional Knapsack Problem","volume":"51","author":"de almeida dantas","year":"0","journal-title":"Procedia Computer Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.219"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.72.026701"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2014.00005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500048"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2505725"},{"key":"ref4","article-title":"Parallel Simulated Annealing for VLSI Cell Placement Problem","author":"roy","year":"2009"},{"key":"ref3","first-page":"175","article-title":"SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM","author":"jenifer","year":"2016"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"57701","DOI":"10.1103\/PhysRevE.70.057701","article-title":"Quantum annealing of the traveling-salesman problem","volume":"70","author":"?\u00e1k","year":"2004","journal-title":"Phys Rev E"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970355"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"94203","DOI":"10.1103\/PhysRevB.66.094203","article-title":"Quantum annealing by the path-integral Monte Carlo method: The two-dimensional random Ising model","volume":"66","author":"?\u00e1k","year":"2002","journal-title":"Phys Rev B"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2016.7744199"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref1","article-title":"A Review of Population-based Meta-Heuristic Algorithm","volume":"5","author":"beheshti","year":"2013","journal-title":"Int J Advance Soft Comput Appl"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770735"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Verona, Italy","start":{"date-parts":[[2018,10,8]]},"end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644777.pdf?arnumber=8644777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:30Z","timestamp":1598239590000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644777","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}