{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:54Z","timestamp":1730302974247,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644780","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"192-195","source":"Crossref","is-referenced-by-count":8,"title":["Reliable ReRAM-based Logic Operations for Computing in Memory"],"prefix":"10.1109","author":[{"given":"Mathieu","family":"Moreau","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eloi","family":"Muhr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Bocquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6287-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046995"},{"key":"ref5","first-page":"27","article-title":"PRIME: a novel processing-in-memory architecture for neural network","author":"chi","year":"2016","journal-title":"2016 International Symposium on Computer Architecture (ISCA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296793"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"Memristive switches enable stateful logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0970"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"28.2.1","DOI":"10.1109\/IEDM.2017.8268468","article-title":"A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme","author":"chen","year":"2017","journal-title":"2017 IEEE International Electron Devices Meeting (IEDM 2017)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644780.pdf?arnumber=8644780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:31Z","timestamp":1598239591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644780","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}