{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:55Z","timestamp":1730302975476,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644782","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"19-24","source":"Crossref","is-referenced-by-count":3,"title":["Directed Graph Placement for SNN Simulation into a multi-core GALS Architecture"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Barchi","sequence":"first","affiliation":[]},{"given":"Gianvito","family":"Urgese","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Acquaviva","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Optimizing network traffic for spiking neural network simulations on densely interconnected many-core neuromorphic platforms","author":"urgese","year":"2016","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s00026-005-0237-z"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1137\/040608635"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222678"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SHPCC.1994.296682"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/355705.355707"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62910"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74466-5_22"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref4","article-title":"Full-scale simulation of a cortical microcircuit on spinnaker","volume":"10","author":"van albada","year":"2016","journal-title":"Front Neuroinform Conference Abstract Neuroinformatics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/cercor\/bhs358"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692992"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0361-9230(99)00161-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2017.8091066"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.43"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644782.pdf?arnumber=8644782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:31Z","timestamp":1598239591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644782","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}