{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:56Z","timestamp":1751094236369},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644818","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"43-48","source":"Crossref","is-referenced-by-count":9,"title":["An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study"],"prefix":"10.1109","author":[{"given":"Pasquale Davide","family":"Schiavone","sequence":"first","affiliation":[]},{"given":"Ernesto","family":"Sanchez","sequence":"additional","affiliation":[]},{"given":"Annachiara","family":"Ruospo","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Minervini","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Zaruba","sequence":"additional","affiliation":[]},{"given":"Germain","family":"Haugou","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.856207"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927737"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2014.7005803"},{"year":"0","key":"ref10","article-title":"Dolphin integration"},{"year":"0","key":"ref11","article-title":"Sia"},{"journal-title":"Use of RISC-V on Pixel Visual Core","year":"2018","author":"cockrell","key":"ref12"},{"year":"0","key":"ref13","article-title":"Running sting on pulpino platform"},{"article-title":"End-to-end formal ISA verification of RISC-V processors with riscv-formal","year":"0","author":"wolf","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09426-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277902"},{"key":"ref18","first-page":"xvi","author":"andrew","year":"2008","journal-title":"Functional Verification Coverage Measurement and Analysis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"article-title":"BOOM v2: an open-source out-of-order RISC-V core","year":"0","author":"celio","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699216"},{"article-title":"RISC-V ”Rocket Chip\" SoC Generator in Chisel","year":"0","author":"lee","key":"ref3"},{"year":"0","key":"ref6","article-title":"Esperanto technologies"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2272693"},{"year":"0","key":"ref5","article-title":"Sifive"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"year":"0","key":"ref2","article-title":"Platinum members of the RISC-V foundation"},{"year":"0","key":"ref9","article-title":"Green waves technologies"},{"article-title":"The risc-v instruction set manual","year":"2014","author":"waterman","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.995022"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"},{"key":"ref21","first-page":"690","author":"agrawal","year":"2002","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917424"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392805"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481863"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644818.pdf?arnumber=8644818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:42Z","timestamp":1598239602000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644818","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}