{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T22:51:58Z","timestamp":1767999118612,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644825","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"95-100","source":"Crossref","is-referenced-by-count":9,"title":["Lightweight and High Performance SHA-256 using Architectural Folding and 4-2 Adder Compressor"],"prefix":"10.1109","author":[{"given":"Ming Ming","family":"Wong","sequence":"first","affiliation":[]},{"given":"Vikramkumar","family":"Pudi","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569540"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010160"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCT.2014.36"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2012.6180303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00779-012-0543-0"},{"key":"ref3","article-title":"A compact SHA-256 architecture for RFID tags","author":"cao","year":"2011","journal-title":"Proceedings of the 22nd IET Irish signals and systems conference (ISSC) Trinity College Dublin"},{"key":"ref6","first-page":"131","article-title":"VLSI implementation of high-speed SHA-256","author":"bai","year":"2009","journal-title":"2009 IEEE 8th International Conference on ASIC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.11.014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2014.7087617"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133354"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1007\/978-3-642-01440-6_19","article-title":"Efficient hardware architecture of SHA-256 algorithm for trusted mobile computing","author":"kim","year":"2009","journal-title":"Information Security and Cryptology"},{"key":"ref1","article-title":"FIPS 180-2, Secure Hash Standard, Federal Information Processing Standard (FIPS), Publication 180-2","year":"2002","journal-title":"Department of Commerce Tech Rep"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046454"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Verona, Italy","start":{"date-parts":[[2018,10,8]]},"end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644825.pdf?arnumber=8644825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:43Z","timestamp":1598239603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644825","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}