{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:16:51Z","timestamp":1761581811035,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644864","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"77-82","source":"Crossref","is-referenced-by-count":3,"title":["An accurate novel gate-sizing metric to optimize circuit performance under local intra-die process variations"],"prefix":"10.1109","author":[{"given":"Zahira","family":"Perez","sequence":"first","affiliation":[]},{"given":"Hector","family":"Villacorta","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2569562"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927174"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630044"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283882"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065663"},{"key":"ref3","article-title":"Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors - Part II: Implications for Process, Devices and Circuit Design","volume":"10","author":"hamed","year":"2010","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314410"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.16"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"683","DOI":"10.1109\/TVLSI.2008.2000252","article-title":"Variability Driven Gate Sizing for Bininig Yield Optimization","volume":"16","author":"davoodi","year":"2008","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions IEEE International Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644864.pdf?arnumber=8644864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:26:52Z","timestamp":1598239612000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644864","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}