{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T16:44:51Z","timestamp":1759941891330},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644879","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"55-58","source":"Crossref","is-referenced-by-count":8,"title":["A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion"],"prefix":"10.1109","author":[{"given":"Naoki","family":"Ojima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toru","family":"Nakura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunihiro","family":"Asada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-?A quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc of IEEE Custom Integrated Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2519446"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766215"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353798"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902615"},{"key":"ref1","first-page":"442","article-title":"A 0.9 V 0.35 ?m Adaptively Biased CMOS LDO Regulator with Fast Transient Response","author":"lam","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644879.pdf?arnumber=8644879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:01:07Z","timestamp":1598227267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644879","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}