{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:27:29Z","timestamp":1729650449698,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644897","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"176-179","source":"Crossref","is-referenced-by-count":8,"title":["Neuromorphic Computing - From Robust Hardware Architectures to Testing Strategies"],"prefix":"10.1109","author":[{"given":"Lorena","family":"Anghel","sequence":"first","affiliation":[]},{"given":"Denys","family":"Ly","sequence":"additional","affiliation":[]},{"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[]},{"given":"Benoit","family":"Miramond","sequence":"additional","affiliation":[]},{"given":"Elena Ioana","family":"Vatajelu","sequence":"additional","affiliation":[]},{"given":"Elisa","family":"Vianello","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Challenges and Solutions in Emerging Memory Testing","year":"2017","author":"vatajelu","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1109\/TC.2014.12","article-title":"RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme","volume":"64","author":"chen","year":"2015","journal-title":"IEEE Trans on Computers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"journal-title":"A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications","year":"2010","author":"rukhin","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046207"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053727"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2440102"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2017.8325168"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800223"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131488"},{"journal-title":"ISCA 2018","year":"0","author":"ly","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00063"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489241"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644897.pdf?arnumber=8644897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,13]],"date-time":"2022-09-13T21:45:58Z","timestamp":1663105558000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644897","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}