{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:06:25Z","timestamp":1747868785955},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/vlsi-soc.2018.8644965","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T16:33:26Z","timestamp":1552667606000},"page":"225-230","source":"Crossref","is-referenced-by-count":3,"title":["FLUTE-EM: Electromigration-Optimized Net Topology Considering Currents and Mechanical Stress"],"prefix":"10.1109","author":[{"given":"Steve","family":"Bigalke","sequence":"first","affiliation":[]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533887"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2013.6765260"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539173"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.354073"},{"key":"ref15","first-page":"1","article-title":"Voltage-based electromigration immortality check for general multi-branch interconnects","author":"sun","year":"2016","journal-title":"2016 IEEE\/ACM Int Conf on Computer-Aided Design (ICCAD)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2018.8430323"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS 2 0)","article-title":"More moore","year":"2016","key":"ref3"},{"key":"ref6","first-page":"783","article-title":"Current-driven wire planning for electromigration avoidance in analog circuits","author":"lienig","year":"2003","journal-title":"Proc of the Asia and South Pacific Design Automation Conference (ASP-DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872355"},{"key":"ref8","first-page":"651","article-title":"Obstacle-avoiding electromigration aware wire planning for analog circuits","author":"lin","year":"2009","journal-title":"Proc 2009 12th International Symposium on Integrated Circuits (ISIC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2006.285250"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1145\/3177540.3177560","article-title":"The pressing need for electromigration-aware physical design","author":"lienig","year":"2018","journal-title":"Proc of the ACM 2018 Int Symposium on Physical Design (ISPD ’18)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735064"}],"event":{"name":"2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2018,10,8]]},"location":"Verona, Italy","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8642560\/8644718\/08644965.pdf?arnumber=8644965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:01:15Z","timestamp":1598227275000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8644965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2018.8644965","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}