{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T05:26:02Z","timestamp":1789881962714,"version":"4.0.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920297","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T08:10:45Z","timestamp":1575619845000},"page":"88-93","source":"Crossref","is-referenced-by-count":5,"title":["Minimum Energy FinFET Schmitt Trigger Design Considering Process Variability"],"prefix":"10.1109","author":[{"given":"L. B.","family":"Moraes","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A. L.","family":"Zimpeck","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Meinhardt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050050"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378654"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.37"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351097"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.07.061"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2819019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/19.87026"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860142"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031131"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.192048"},{"key":"ref28","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICRITO.2015.7359366"},{"key":"ref27","first-page":"94270e","article-title":"Standard cell design in n7: Euv vs. immersion","volume":"9427","author":"chava","year":"2015","journal-title":"Design-Process-Technology Co-optimization for Manufacturability IX"},{"key":"ref3","first-page":"1","article-title":"Comparison and Optimization of the Minimum Supply Voltage of Schmitt Trigger Gates versus CMOS Gates under Process Variations","author":"bleitner","year":"2018","journal-title":"ANALOG 2018 16th GMM\/ITG-Symposium dummydata"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672005"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527166"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948971"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833681"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0167"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619870"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDECOM.2011.5738477"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.adhoc.2012.02.016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920404"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052799"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020687"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705053"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-1.1984.0037"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Cuzco, Peru","start":{"date-parts":[[2019,10,6]]},"end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920297.pdf?arnumber=8920297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:16Z","timestamp":1658155636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920297","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}