{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:43:15Z","timestamp":1730302995524,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920323","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T08:10:45Z","timestamp":1575619845000},"page":"82-87","source":"Crossref","is-referenced-by-count":3,"title":["Implementation-Independent Functional Test Generation for RISC Microprocessors"],"prefix":"10.1109","author":[{"given":"Adeboye Stephen","family":"Oyeniran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Computer organization and design","author":"patterson","year":"2005","journal-title":"Elsevier"},{"journal-title":"MiniMIPS ISA","year":"0","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841923"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3176\/eng.2010.1.06"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562676"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562677"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.10"},{"key":"ref14","article-title":"On the in-field functional testing of decode units in pipelined rise processors","author":"bernardi","year":"2014","journal-title":"IEEE Int Symp on DFT in VLSI and Nanotech Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2356612"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"},{"key":"ref19","first-page":"1186","author":"reifert","year":"2015","journal-title":"On the Automatic Generation of SBST Test Program for In-Field Test"},{"key":"ref28","first-page":"1693","article-title":"Fault Diagnosis in Combinational Circuits with Boolean Differential Equations","author":"ubar","year":"1980","journal-title":"Plenum Publishing Corporation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref6","article-title":"Simulation-based functional test generation for embedded processors","volume":"55","author":"cheng","year":"2006","journal-title":"IEEE Trans on Comp"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.40"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297676"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"ref7","article-title":"Software-based self testing with multiple-level abstractions for soft processor cores","volume":"15","author":"chen","year":"2007","journal-title":"IEEE Trans on VLSI Systems"},{"journal-title":"Advances in Electronic Testing","year":"2014","author":"gizopulos","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-2801-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2208130"},{"key":"ref22","article-title":"Effective hybrid test program development for SBST of pipeline processors","volume":"19","author":"tai-hua lu","year":"2011","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.15"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref23","article-title":"Native mode functional test generation for processors with applications to self-test and design validation","author":"shen","year":"1998","journal-title":"Int Test Conference"},{"key":"ref26","article-title":"On the functional test of the cache coherency logic in multi-core systems","author":"perez acle","year":"2015","journal-title":"LATS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297675"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2019,10,6]]},"location":"Cuzco, Peru","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920323.pdf?arnumber=8920323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:50:29Z","timestamp":1658155829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920323","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}