{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:40:15Z","timestamp":1776530415858,"version":"3.51.2"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920336","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T08:10:45Z","timestamp":1575619845000},"page":"179-184","source":"Crossref","is-referenced-by-count":3,"title":["Evaluation of SET under Process Variability on FinFET Multi-level Design"],"prefix":"10.1109","author":[{"given":"Leonardo H.","family":"Brendler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandra L.","family":"Zimpeck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2450997"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2063270"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644828"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.06.090"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/VLSIT.2012.6242496","article-title":"A 22nm high performance and low-power cmos technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density mim capacitors","author":"auth","year":"2012","journal-title":"Symposium on VLSI Technology (VLSIT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2071881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-006-0009-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171994"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.109"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033796"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532108"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref21","article-title":"Analog-digital simulation of transient-induced logic errors and upset susceptibility of an advanced control system","author":"carreno","year":"1990","journal-title":"NASA Tech Memorandum 4241"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Cuzco, Peru","start":{"date-parts":[[2019,10,6]]},"end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920336.pdf?arnumber=8920336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:16Z","timestamp":1658155636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920336\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920336","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}