{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:27:45Z","timestamp":1725712065539},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920337","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T08:10:45Z","timestamp":1575619845000},"page":"329-334","source":"Crossref","is-referenced-by-count":3,"title":["Exploring area and total wirelength using a cell merging technique"],"prefix":"10.1109","author":[{"given":"Kevin A. Caceres","family":"Albinagorta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Calebe","family":"Conceicao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos Silva","family":"Cardenas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.1999.803115"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938108"},{"key":"ref6","first-page":"1","article-title":"Transistor count reduction by gate merging","author":"conceio","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref5","first-page":"116","article-title":"Technology Mapping in MIS","author":"detjens","year":"1987","journal-title":"Proc of the Int Conf on Computer Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.79"},{"journal-title":"Verilog\ufffd HDL A Guide to Digital Design and Synthesis Second Edition","year":"2003","author":"palnitkar","key":"ref2"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref1"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2019,10,6]]},"location":"Cuzco, Peru","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920337.pdf?arnumber=8920337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:16Z","timestamp":1658155636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920337","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}