{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:11:28Z","timestamp":1725660688056},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920350","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T03:10:45Z","timestamp":1575601845000},"page":"287-292","source":"Crossref","is-referenced-by-count":2,"title":["A Knapsack Methodology for Hardware-based DMR Protection against Soft Errors in Superscalar Out-of-Order Processors"],"prefix":"10.1109","author":[{"given":"Rafael Billig","family":"Tonetto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Douglas Maciel","family":"Cardoso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Brandalero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel L.","family":"Nazar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Rodrigo","family":"Azambuja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113406"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2246798"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2636574"},{"key":"ref14","article-title":"A hardware-software approach for on-line soft error mitigation in interrupt-driven applications","author":"martnez-lvarez","year":"0","journal-title":"TDSC’16"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2752705"},{"key":"ref16","first-page":"196","article-title":"Diva: a reliable substrate for deep submicron microarchitecture design","author":"austin","year":"1999","journal-title":"MICRO-32’99"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457242"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3001935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593094"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273518"},{"journal-title":"Adaptable Embedded Systems","year":"2012","author":"beck","key":"ref2"},{"key":"ref1","first-page":"1","article-title":"The resilience wall: Cross-layer solution strategies","author":"mitra","year":"2014","journal-title":"VLSI-TSA’14"},{"journal-title":"The berkeley out-of-order machine (boom) An industry-competitive synthesizable parameterized risc-v processor","year":"2015","author":"celio","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342082"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167782"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2019,10,6]]},"location":"Cuzco, Peru","end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920350.pdf?arnumber=8920350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:50:30Z","timestamp":1658141430000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920350","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}