{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:59:31Z","timestamp":1781621971923,"version":"3.54.5"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920358","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T03:10:45Z","timestamp":1575601845000},"page":"172-177","source":"Crossref","is-referenced-by-count":43,"title":["A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors"],"prefix":"10.1109","author":[{"given":"Ganesh","family":"Gore","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patsy","family":"Cadareanu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765503"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865410"},{"key":"ref30","article-title":"DTCO at N7 and beyond: patterning and electrical compromises and opportunities","author":"ryckaert","year":"2015","journal-title":"Proc SPIE9427"},{"key":"ref10","first-page":"560","volume":"27","author":"rai","year":"2019","journal-title":"Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors"},{"key":"ref11","first-page":"242","volume":"30","author":"ben-jamaa","year":"2011","journal-title":"An Efficient Gate Library for Ambipolar CNTFET Logic"},{"key":"ref12","first-page":"2851","volume":"61","author":"zhang","year":"2014","journal-title":"Dual-Threshold-Voltage Configurable Circuits with Three-Independent-Gate Silicon Nanowire FETs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053723"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2018.8638608"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644747"},{"key":"ref17","year":"2019"},{"key":"ref18","author":"bhanushali","year":"2015","journal-title":"FreePDK15 An Open-Source Predictive Process Design Kit for 15nm FinFET Technology"},{"key":"ref19","author":"zhang","year":"2014","journal-title":"A Schottky-Barrier Silicon FinFET with 6 0mV\/dec Subthreshold Slope over 5 Decades of Current"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351308"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref27","first-page":"185","volume":"29","author":"yuan","year":"0","journal-title":"Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633837"},{"key":"ref6","author":"rai","year":"2018","journal-title":"Emerging reconfigurable nanotechnologies can they support future electronics?"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref5","first-page":"119","volume":"12","author":"heinzig","year":"0","journal-title":"Reconfigurable silicon nanowire transistors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0206"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2018.2821638"},{"key":"ref2","author":"colinge","year":"2007","journal-title":"FinFETs and Other Multigate Transistors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469267"},{"key":"ref1","first-page":"149","volume":"3","author":"cui","year":"2003","journal-title":"High Performance Silicon Nanowire Field Effect Transistors"},{"key":"ref20","author":"resta","year":"2016","journal-title":"Polarity Control inWSe2Double-Gate Transistors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref21","first-page":"3654","volume":"61","author":"zhang","year":"2014","journal-title":"Polarity-Controllable Silicon Nanowire Transistors with Dual Threshold Voltages"},{"key":"ref24","first-page":"105","volume":"53","author":"clark","year":"2016","journal-title":"ASAP7 A 7-nm FinFET Predictive Process Design Kit"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref26","year":"0","journal-title":"Double patterning lithography The bridge between low kl ArF and EUV"},{"key":"ref25","first-page":"68","volume":"18","author":"giacomin","year":"2018","journal-title":"A Resistive Random Access Memory Addon for the NCSU FreePDK 45nm"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Cuzco, Peru","start":{"date-parts":[[2019,10,6]]},"end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920358.pdf?arnumber=8920358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:47:16Z","timestamp":1658141236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920358","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}