{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T22:44:45Z","timestamp":1781131485206,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920373","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T08:10:45Z","timestamp":1575619845000},"page":"166-171","source":"Crossref","is-referenced-by-count":26,"title":["Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture"],"prefix":"10.1109","author":[{"given":"R.","family":"Gauchi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kooli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Vivet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.-P.","family":"Noel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E.","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.-P.","family":"Charles","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431212"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.ic.2018.02.006"},{"key":"ref15","first-page":"345","article-title":"Towards accurate binary convolutional neural network","author":"lin","year":"2017","journal-title":"Advances in neural information processing systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3130265.3130322"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/JSSC.2017.2776309","article-title":"A4 +2t SRAM for searching and in-memory computing with 0.3-v VDDmin","volume":"53","author":"dong","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738698"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref2","author":"agerwala","year":"2014","journal-title":"Data centric systems the next paradigm in computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Cuzco, Peru","start":{"date-parts":[[2019,10,6]]},"end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920373.pdf?arnumber=8920373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:15Z","timestamp":1658155635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920373","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}