{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T20:06:59Z","timestamp":1779912419224,"version":"3.53.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/vlsi-soc.2019.8920390","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T03:10:45Z","timestamp":1575601845000},"page":"21-26","source":"Crossref","is-referenced-by-count":2,"title":["New design of analog and mixed-signal cells using back-gate cross-coupled structure"],"prefix":"10.1109","author":[{"given":"G.","family":"Jacquemod","sequence":"first","affiliation":[{"name":"Université Nice Sophia Antipolis,Polytech’Lab,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Z.","family":"Wei","sequence":"additional","affiliation":[{"name":"Université Nice Sophia Antipolis,Polytech’Lab,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Leduc","sequence":"additional","affiliation":[{"name":"Université Nice Sophia Antipolis,Polytech’Lab,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E.","family":"de Foucauld","sequence":"additional","affiliation":[{"name":"CEA-LETI,Grenoble,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Prouvee","sequence":"additional","affiliation":[{"name":"CEA-LETI,Grenoble,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Blampey","sequence":"additional","affiliation":[{"name":"CEA-LETI,Grenoble,France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2016.1421"},{"key":"ref3","article-title":"SOC Variability Reduction: The UTBB FD-SOI Way","author":"flatresse","year":"2013","journal-title":"VARI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-9705-1"},{"key":"ref5","first-page":"2019","volume":"99","author":"ferreira de paiva leite","year":"0","journal-title":"FD-SOI technology opportunities for more energy efficient asynchronous circuits"},{"key":"ref7","first-page":"121","author":"wei","year":"2017","journal-title":"Novel Building Blocks for PLL Using Complementary Logic in 28nm UTBB-FDSOI Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.824359"},{"key":"ref1","year":"2012"}],"event":{"name":"2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Cuzco, Peru","start":{"date-parts":[[2019,10,6]]},"end":{"date-parts":[[2019,10,9]]}},"container-title":["2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910139\/8920290\/08920390.pdf?arnumber=8920390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T19:41:07Z","timestamp":1779910867000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8920390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2019.8920390","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}