{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:45:23Z","timestamp":1752461123921},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,5]]},"DOI":"10.1109\/vlsi-soc46417.2020.9344081","type":"proceedings-article","created":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T02:20:24Z","timestamp":1613182824000},"page":"159-164","source":"Crossref","is-referenced-by-count":1,"title":["A Model Study of Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication in 2.5D Integration"],"prefix":"10.1109","author":[{"given":"Rakshith","family":"Saligram","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering Georgia Institute of Technology,Atlanta,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankit","family":"Kaul","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering Georgia Institute of Technology,Atlanta,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhannad S","family":"Bakir","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering Georgia Institute of Technology,Atlanta,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering Georgia Institute of Technology,Atlanta,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Heterogeneous Interconnect Stitching Technology with Compressible Micro Interconnects for Dense Multi-Die Integration","author":"zhang","year":"2017","journal-title":"IEEE Elect Dev Lett"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"ref13","article-title":"Accelerating Innovation Through A Standard Chiplet Interface: The Advanced Interface Bus (AIB)","author":"kehlet","year":"0","journal-title":"White Paper Heterogeneous Integration"},{"key":"ref4","article-title":"Energy Limits in A\/D Converters","author":"murmann","year":"2012","journal-title":"SSCS Talk"},{"key":"ref3","article-title":"Adaptive resolution ADC array for an implantable neural sensor","author":"stephen","year":"2011","journal-title":"IEEE Trans Biomedical Circ and Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998464"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052710"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242484"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"0","author":"rabaey","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1984.1132616"},{"key":"ref9","article-title":"Wafer Level Integration of an Advanced Logic-Memory System Through 2nd Generation CoWoS® technology","author":"chris chen","year":"0","journal-title":"Symp on VLSI Tech"}],"event":{"name":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","start":{"date-parts":[[2020,10,5]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2020,10,7]]}},"container-title":["2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9344049\/9344068\/09344081.pdf?arnumber=9344081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T01:07:24Z","timestamp":1656637644000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9344081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc46417.2020.9344081","relation":{},"subject":[],"published":{"date-parts":[[2020,10,5]]}}}