{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T11:49:45Z","timestamp":1771328985341,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,5]]},"DOI":"10.1109\/vlsi-soc46417.2020.9344087","type":"proceedings-article","created":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T19:36:43Z","timestamp":1656704203000},"page":"94-99","source":"Crossref","is-referenced-by-count":3,"title":["A Hybrid Cache HW\/SW Stack for Optimizing Neural Network Runtime, Power and Endurance"],"prefix":"10.1109","author":[{"given":"William Andrew","family":"Simon","sequence":"first","affiliation":[{"name":"Embedded Systems Laboratory (ESL), Swiss Federal Institute of Technology Lausanne (EPFL)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory (ESL), Swiss Federal Institute of Technology Lausanne (EPFL)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina","family":"Zapater","sequence":"additional","affiliation":[{"name":"University of Applied Sciences Western Switzerland (HEIG-VD \/ HES-SO)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory (ESL), Swiss Federal Institute of Technology Lausanne (EPFL)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"19.7 a16gb reram with 200mb\/s write and 1gb\/s read in 27nm technology","author":"fackenthal","year":"0","journal-title":"ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref12","article-title":"13.3 a 7mb stt-mram in 22ffl finfet technology with 4ns read sensing time at 0.9v using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"0","journal-title":"ISSCC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333708"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142165"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278295"},{"key":"ref4","article-title":"Incremental network quantization: Towards lossless cnns with low-precision weights","author":"zhou","year":"2017","journal-title":"CoRR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1390156.1390177"},{"key":"ref6","article-title":"Squeezenet: Alexnet-level accuracy with 50x fewer parameters and <0.5mb model size","author":"iandola","year":"2016","journal-title":"CoRR"},{"key":"ref5","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","author":"han","year":"2015","journal-title":"CoRR"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/SpringSim.2019.8732862"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2877890"},{"key":"ref2","article-title":"Faster R-CNN: Towards real-time object detection with region proposal networks","author":"ren","year":"2015","journal-title":"NIPS 28"},{"key":"ref9","first-page":"146","article-title":"Recent progress in phase-change memory technology","volume":"6","author":"burr","year":"2016","journal-title":"JETCAS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986099"},{"key":"ref22","year":"2019"},{"key":"ref21","year":"2018"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2972528"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1609\/aaai.v31i1.11231","article-title":"Inception-v4, inception-resnet and the impact of residual connections on learning","author":"szegedy","year":"2017","journal-title":"AAAI 31"}],"event":{"name":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","location":"Salt Lake City, UT, USA","start":{"date-parts":[[2020,10,5]]},"end":{"date-parts":[[2020,10,7]]}},"container-title":["2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9344049\/9344068\/09344087.pdf?arnumber=9344087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,6]],"date-time":"2022-12-06T23:03:54Z","timestamp":1670367834000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9344087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc46417.2020.9344087","relation":{},"subject":[],"published":{"date-parts":[[2020,10,5]]}}}