{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:50:19Z","timestamp":1752461419034,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,5]]},"DOI":"10.1109\/vlsi-soc46417.2020.9344089","type":"proceedings-article","created":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T02:20:24Z","timestamp":1613182824000},"page":"34-39","source":"Crossref","is-referenced-by-count":3,"title":["Layout Considerations of Logic Designs Using an N-layer 3D Nanofabric Process Flow"],"prefix":"10.1109","author":[{"given":"Edouard","family":"Giacomin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Boemmels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2015.376","article-title":"Energy-Efficient Abundant-Data Computing: The N3XT 1.000x","volume":"48","author":"sabry aly","year":"2015","journal-title":"Computer"},{"key":"ref11","article-title":"A 512Gb 3-bit\/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB\/s Write Throughput and 1.2Gb\/s Interface","author":"kang","year":"0","journal-title":"ISSCC"},{"key":"ref12","article-title":"A 512Gb 3-bit\/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB\/s Write Performance Featuring Circuit-Under-Array Technology","author":"siau","year":"0","journal-title":"ISSCC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1038\/nature22994","article-title":"Three-dimensional integration of nanotechnologies for computing and data storage on a single chip","volume":"547","author":"shulaker","year":"2017","journal-title":"Nature"},{"key":"ref4","article-title":"Through-silicon via and die stacking technologies for microsystems-intetgration","author":"beyne","year":"0","journal-title":"IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490728"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2007.4469706"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268483"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573428"},{"journal-title":"FinFETs and Other Multigate Transistors","year":"2007","author":"colinge","key":"ref2"},{"key":"ref1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size","author":"natarajan","year":"0","journal-title":"IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804408"}],"event":{"name":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","start":{"date-parts":[[2020,10,5]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2020,10,7]]}},"container-title":["2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9344049\/9344068\/09344089.pdf?arnumber=9344089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T21:18:55Z","timestamp":1643404735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9344089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc46417.2020.9344089","relation":{},"subject":[],"published":{"date-parts":[[2020,10,5]]}}}