{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:09:00Z","timestamp":1768072140758,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100000781","name":"ERC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,5]]},"DOI":"10.1109\/vlsi-soc46417.2020.9344095","type":"proceedings-article","created":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T02:20:24Z","timestamp":1613182824000},"page":"64-69","source":"Crossref","is-referenced-by-count":8,"title":["X-MAGIC: Enhancing PIM Using Input Overwriting Capabilities"],"prefix":"10.1109","author":[{"given":"Natan","family":"Peled","sequence":"first","affiliation":[]},{"given":"Rotem","family":"Ben-Hur","sequence":"additional","affiliation":[]},{"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref11","article-title":"ABC: A System for Sequential Synthesis and Verification","author":"mishchenko","year":"2012","journal-title":"Berkeley Logic Synthesis and Verification Group"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8668-9"},{"key":"ref13","article-title":"The EPFL Combinational Benchmark Suite","author":"amar\u00f9","year":"0","journal-title":"Proceedings of the 24th International Workshop on Logic Synthesis (IWLS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"}],"event":{"name":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","location":"Salt Lake City, UT, USA","start":{"date-parts":[[2020,10,5]]},"end":{"date-parts":[[2020,10,7]]}},"container-title":["2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9344049\/9344068\/09344095.pdf?arnumber=9344095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,2]],"date-time":"2022-02-02T20:15:22Z","timestamp":1643832922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9344095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc46417.2020.9344095","relation":{},"subject":[],"published":{"date-parts":[[2020,10,5]]}}}